Digital Verification Engineer, Crypto & Security
Verifies digital hardware architectures for cryptographic accelerators and secure SoC subsystems, writing verification plans, SystemVerilog/UVM testbenches and assertions. The role blends traditional constrained-random and coverage-driven verification with emerging AI-driven automation for test generation, debug and coverage closure. Based in Glasgow within NXP's Crypto & Security Competence Centre.