Edge Computing Jobs

5 jobs

Results

NXP Semiconductors logo

Principal Digital Design Engineer

Last month

NXP Semiconductors Toulouse, France

Lead a team of engineers designing and implementing in-vehicle networking transceivers, defining block requirements and architecture optimised for area, power and timing. The role spans SystemVerilog or Chisel implementation, functional safety, DFT and static timing closure, working closely with architecture, analog, DV and validation teams through tape-out and silicon bring-up.

Hybrid Permanent
NXP Semiconductors logo

Principal Digital Design Engineer

Last month

NXP Semiconductors Eindhoven, Netherlands

Lead a team of engineers designing and implementing in-vehicle networking transceivers, defining block requirements and architecture optimised for area, power and timing. The role spans SystemVerilog or Chisel implementation, functional safety, DFT and static timing closure, with close coordination across architecture, analog, DV and validation teams through tape-out and silicon bring-up.

Hybrid Permanent
NXP Semiconductors logo

Principal Digital Design Engineer

Last month

NXP Semiconductors Hamburg, Germany

Lead a team of engineers designing and implementing in-vehicle networking transceivers, defining block requirements and architecture optimised for area, power and timing. The role spans SystemVerilog or Chisel implementation, functional safety, documentation and close collaboration with verification, validation and analog design teams through tape-out and silicon bring-up.

Hybrid Permanent
NXP Semiconductors logo

Principal Digital Design Engineer

Last month

NXP Semiconductors Glasgow

Lead a team of engineers designing and implementing in-vehicle networking transceivers, defining block requirements and architecture optimised for area, power and timing. Implement design intent in SystemVerilog or Chisel, manage junior engineers, and coordinate with verification and validation teams on automotive functional safety processes.

Hybrid Permanent
NXP Semiconductors logo

Principal Digital Design Engineer

Last month

NXP Semiconductors Gratkorn, Austria

Lead a team of engineers designing and implementing in-vehicle networking transceivers, defining block requirements and architecture optimised for area, power and timing. The role spans SystemVerilog or Chisel implementation, functional safety, DFT and static timing closure, working closely with architecture, analog, DV and validation teams through tape-out and silicon bringup.

Hybrid Permanent

Get new edge computing roles by email. One email a morning when new roles match. Stop any time. Alerts don't use filters, so you'll hear about every role for this search, not just Hybrid, Permanent, Entry level, Lead.