Senior Digital Verification Engineer
This role involves verifying complex digital hardware architectures for security applications, focusing on creating and maintaining verification plans, developing test environments, and ensuring coverage closure. The engineer will work on security co-processors and hardware IP, using advanced methodologies like UVM and constrained random verification. Collaboration with design teams and mentoring junior members are key aspects of the position.